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ABSTRACT 
A Diode-Clamped Resonant Gate Driver Network is popular in high switching 
frequency applications. The objective of this project is to perform analysis on the 
overall performance and efficiency of converter by doing experiment. The duty ratio, 
resonant inductor value and the dead time are the parameters that influence on the 
switching losses and other losses in the gate drivers. From the previous work which is 
done through simulation, it is found that optimized value of inductor is 9nH. By doing 
experiment work, to maximize capability of RGD circuit, the varied duty ratio by 
constructing PWM generation network, fixed inductance value of almost 9nH and 
varied the dead time has been chosen. In the end, it is found that the overall 
performance for high switching frequency converter are easily influenced by the low 
capability of the equipments and circuit constructions in the experiment that may lead 
to the switching losses in the network. 
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1.1 Background of study 
The purpose of resonant gate driver is to improve the gate drive efficiency by 
means of recovering the energy stored in the input capacitance of the power 
MOSFET. Usually, to accomplish this task, a resonant circuit is used. Hence, at least 
an inductor is necessary to be included in the gate drive network [1]. In recent years, 
there are many resonant gate drive have been introduced such as the diode-clamped 
resonant gate driver. This network is studied to explore the limitations of resonant 
current based on fixed inductance value. 
1.2 Problem statement 
In order to achieve high efficiency in high switching applications such as 
resonant gate driver, to be more specific the diode-clamped Resonant Gate Driver 
(RGD), too many parameters should be considered even though this network is 
recognized successfully in recovering the energy in the circuit without high 
dissipation at the input source [2]. Hence, there are some restrictions in RGD circuit 
design which is inductor value and its current must be optimized and followed to 
certain factors. The study is to verify and determine the effects on the inductor and its 
current value by varying the applied pulse width to the switches (gate drivers) in the 
diode-clamped RGD network, whether it will create higher switching losses that may 
lead to the low efficiency of this network. 
In this project, Pulse width modulation (PWM) is generated within its duty 
cycle of 20% to 60%, by considering the dead time value and effects of pulse width to 
the resonant current in the RGD network. The selection of pulse width modulator 
I 
should be clear and it operates in high frequency range of 1 MHz in order to get the 
best result of PWM signal that will be used together in RGD network analysis. 
1.3 Objectives 
During completing the work, there are some objectives need to be achieved, which 
are: 
To do study and understand about diode-clamped resonant gate driver 
network. 
To design the PWM generation network. 
To integrate PWM generation network with DC-RGD 
To validate the diode-clamped RGD network by experimentally. 
1.4 Scope of study 
Throughout this project, the study listed as follows: 
" Conceptual and theory. 
In this stage, all information related with the diode clamped resonant gate driver 
network are collected and reviewed. 
" Construction and experimenting. 
After all ideas and information gathered, PWM generation network will be 
constructed and tested. Next, it will be integrated with the diode clamped resonant 
gate driver before the experiment of the whole circuits can be implemented based 
on the specifications in the voltage supply and in the switching frequency. 
" Overall analysis 
Throughout the experiment, all results obtained should be analyzed and discussed. 
Then, its performance assessment will be handled and validated according to the 




2.1 Pulse width modulation 
A modulation technique that generates variable-width pulses to represent the 
amplitude of an analog input signal. Like its fixed-width pulse density modulation 
(PDM) cousin, the output switching transistor is on more of the time for a high- 
amplitude signal and off more of the time for a low-amplitude signal. PWM is widely 
used in the common "switch-mode" power supplies that convert AC power to DC for 
computers and other electronic devices. It is also used to control the speed of a DC 
motor [3]. 
Pulse width modulation is used to reduce the total power delivered to a load 
without resulting in loss, which normally occurs when a power source is limited by a 
resistive element. The underlying principle in the whole process is that the average 
power delivered is directly proportional to the modulation duty cycle. If the 
modulation rate is high, it is possible to smooth out the pulse train using passive 
electronic filters and recover an average analog waveform[4]. 
High frequency pulse width modulation power control systems can be realized 
using semiconductor switches such as MOSFET. Here, the discrete ON or OFF state 
of the modulation itself can be used to control the switches, thereby controlling the 
voltage or current across the load. The major advantage with these types of switches 
is that the voltage drop across it during conducting and non-conducting states, is 
ideally zero[4]. Figure 1 is the example of consistent PWM signal: 
3 
Time 
Figure 1 The example of PWM signal 
In this project, PWM will be applied to the gate driver of diode clamped 
resonant gate driver with the different duty ratio (20%-60%). Basically, there are two 
pulses as in figure applied to the MOSFET Q' and Q2 that is complementary tum-on 
and turn-off. For this circuit, supposed that both MOSFETs do not turn-on at the same 












Figure 2 Synchronous switching using PWM 
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2.2 Duty ratio or duty cycle 
Duty cycle is the proportion of time during which a component, device, or 
system is operated. In the switch duty cycle, this is defined as the ratio of the on 




Where to is duration that the switch ON and TS is the switching time [6]. 
Duty cycle also can describe as the duration of ON-time in one complete 
switching cycle [5]. In this project, by varying duty ratio, D will determine the 
charging and discharging current time of the resonant inductor, 7( as given in (2) 
where C;,, is the input capacitance of Sj in DC-RGD circuit. 
Tc =L 
ýin 
2.3 Dead time, td 
(2) 
The dead time is the period of none of the switch (MOSFET) is in turn-on 
condition. It is between the turn-on time of MOSFET Qf and MOSFET Q2. During 
this period, there is no signal generated and applied to any switches. The important of 
the dead time is to avoid shoot-through or cross conduction between the gates of Qf 
and Q2, since both switches conducting complementarily [5]. Practically, the 
significance of applied the dead time in the signal is to make sure that the pulses 















Figure 3 The effect of dead time on driving pulses 
Cin 
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2.4 Cross conduction 
Cross conduction is a phenomenon which Qj and Q2 are either fully or 
partially turned on when it provides a path for current to shoot-through from supplied 
voltage to the ground [9]. It is also can happen if the induced voltage is larger than 
gate threshold voltage of Q2, which could be turned-on while Q, is turn-on. This may 
lead to the excessive power dissipations on both switches and make the devices 
failure to operate [5]. Hence, choosing the right MOSFET and the right dead time will 
eliminate this phenomenon. 
2.5 Synchronous buck-converters 
Buck converter is a step-down converter produces a lower output voltage than 
the DC input voltage, V. It is widely used in electronics field as its main application 
is in regulated DC power supplies and DC motor speed control [6]. A DC-RGD 
circuit is one of the synchronous buck-converter designs. Synchronous rectification 
increases the efficiency of a buck converter by replacing the Schottky diode with a 
low-side N-channel MOSFET because the resultant voltage drop accross MOSFET 
can be smaller than forward voltage drop of Schottky diode[9]. Its topology as shown 






Figure 4 Synchronous buck-converter topology [101. 
The average output voltage of buck converter can be calculated as: 
ton (3) =DVS L) 
S 
By varying the duty ratio, D the output voltage can be controlled. Usually, two 
controlled switches, upper MOSFET and lower MOSFET, to achieve unidirectional 
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power flow from input to output. The converters also use one capacitor and one 
inductor to store and transfer energy from input to output. They also filter or smooth 
voltage and current. When the switch, upper MOSFET is on in ON-time, to the 
switch conducts the inductor current, L. When it is in OFF-time, the lower MOSFET 
will take over to turn-ON to circulate inductor current and make path for inductor 
current to discharge. The average inductor current must be equal to the DC current 
through the load [6]. It is express as in (4). 
vfl 




1o= output current 
V0= output voltage 
R= load for converter 
(4) 
The output capacitor is assumed to be so large as to yield vo (t) =Vo 
. However, the ripple in the output voltage with a practical value of capacitance can be 






Where f, is a switching frequency, 
JC - 
1 
2 IT cc 
(s) 
(6) 
From the equations above, the voltage ripple can be minimized by selecting a 
corner frequency, fc of the low pass filter at the output such that f «f. Besides, the 
ripple is not depend on output load power, as long as the converter is operates in 
continuous conduction mode [9]. 
7 





















Figure 5 The diode-clamped resonant gate driver with voltage pulses[2] 
Based on [5], high power MOSFET is chosen as a switch because it could 
operate up 5MHz. But, there are limitations and implications of duty ratio, D, dead 
time, td and resonant inductor, L,. in RGD circuit. In many RGD network, driving 
switches contribute more losses compared to losses due to conduction and gate [5]. 
Based on figure 5, the gate is driven by a voltage source, VS of 12V. By applying 
pulse VP1 and VP2 to Qi and Q2 respectively will cause switch Q, and Q2 conducting 
complementarily. The period of turn-on of switch Q' will cause the inductor current 
to increase and it is charged to the maximum value as well as Vgs_si. Hence, it will 
exponentially clamp up the Vgssi at 12V. The duration time of charging current 
through the inductor is depends on the value of L,. Once Q1 is turn-OFF, Q2 will turn- 
ON after some specified time. This duration of time is called dead time, td . The 
clamped voltage of 12V at Vgs_sr will discharge back to zero. The resonant inductor 
current is charged again to its maximum value but in negative direction. With the 
considerations of the duty ratio, D, L, and td are varied in order to get optimized 
switching losses in the circuit. 
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2.6.1 Effect of duty ratio, D 
With the operating frequency of 1MHz, duty ratio of Vgs S, can be 
determined by providing pulse width of VP1 and VP2. However, there is very limited 
in the literature discussing on the effects on the resonant current, il, and its time taken 
to charging and discharging and the effects on Vgs_ Sl. In order to achieve this, the 
variable duty cycle should be applied in generating the pulse width. The sufficient 
ON-time switching is also important because the sufficient time will enables IL, to 
flow without disruption [5]. By increasing the pulse widths in VP1 and VP2 will cause 
the duty ratio of Vgr_ s, to increase and reducing the pulse widths may results iLr forced 
discharging and generated unwanted oscillation at the end of Vgs_S,. As a result, this 
will increases dissipation and gives rise to stress in the DC-RGD circuit according to 
[5]. In this project, the intentions are to provide pulse widths applied to Q, and Q2 
with variable duty ratio of 20%, 30%, 40%, 50% and 60%. 
2.6.2 Resonant inductor effects, Lr 
As L, value increases, the charging and discharging time of iL, [2]. The 
relationship between iL, and Rg is given in (7), where Rg is the total gate resistance in 
the RGD circuit and its value is estimated around 1.352 to 1.752 whereas, C',,, is 
internal input capacitance of S, When the turn-ON duration, the current of resonant 
inductor, il, will increase to its maximum value before it is discharging. The fixed 
value of resonant inductor has been optimized to 9nH for its simplicity during the 
experiment work. For all tds, it is found that optimized value is around 9nH according 
to [5]. 
4Lr RZ Rg 
t / iLr(t) = 4Lr2 
5ze 2Lr sin( 2L 
9 t) lý) r 
Ctn 
R9 
2.6.3 Effects of dead time, td 
The dead time for this project is not specified because resonant inductor 
value has been optimized to the fixed value. From the previous explanation, dead 
time is set up to avoid shoot-through or cross conduction between Qi and Q2 in the 
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RGD circuit. By fixing the value of L, and varying the dead time, il, will be observed 
whether it will cause in power losses at Vgs_sj. 
2.7 Power MOSFET 
It is voltage controlled device that is used in many electronics application 
circuit. In DC-RGD circuit, switches Qi and Q2 both are MOSFET that require the 
continuous of a gate source voltage in order to be in the ON-state. MOSFET is used 
because it can operate in much higher frequency at a lower voltage. However, at high 
voltage MOSFET still has some limitations. According to the intrinsic characteristic 
of MOSFET, it is produce a large on-resistance which increases excessively when the 
devices breakdown voltage is raised [6]. Figure 6 and figure 7 is shown the symbol 


















Figure 7 MOSFET equivalent circuit in the ohmic region [6] 
2.8 Switching losses 
Switching losses has to be considered in the analysis of this RGD circuit 
because it is important to determine its efficiency. For this RGD circuit, the switching 
is involving 2 MOSFETs which are turn-on complementarily during each switch 
10 
transition. Figure 8 shown the graph of switching losses occurs in MOSFET. 
Figure 8 Switching losses occurs as MOSFETs transition between fully ON 
and fully OFF [8] 
The graph of drain-source voltage, VDS and drain-source current, IS is plotted 
to explain the switching losses occur in MOSFET. Based on the upper graph in figure 
8, during the ON-time and OFF-time of charging and discharging of capacitance in 
MOSFET, there is non-instantaneous voltage and current transition occurs. As plotted 
in the graph, ID must be transferred to MOSFET before VDS decreases to final ON- 
state which is ID x RDS [8]. Same goes to the MOSFET in turn-OFF state where VDs 
will increases to its final OFF-state before current is transferred to MOSFET. As a 
result, there is overlap between voltage and current waveform that is represented as 
switching loss in lower graph in figure 8. 
The switching loss is calculated using the equation (8), (9), (10) and (11). 
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D Pswitching =v2X [ton + toff] X ID 
Pon =DXIDxRDs 
Ptotal = Pswitching + Pon 
in - Ptotal x 100 
Pin 
Where: 
P sw, rch, ng Losses during turn on and turn off (W) 
P,,,, = Conduction losses when the switch is on (W) 
P nrar Total losses (W) 
P,,, = Input Power (W) 
n= Efficiency (%) 
V1, = drain-source voltage during time off (V) 
fs = Switching frequency (Hz) 
to = Time taken for the switch to turn on (s) 
top- Time taken for the switch to turn off (s) 
11, = Conduction current (A) 
D= Duty Cycle 
R j», = "On" resistance of MOSFET 








3.1 Project planning 
This project is about to construct the circuit of two network between PWM 
generation network and the diode-clamped RGD network. Then, the experiment 
between these two networks can be implemented. A lot of research has to be done to 
complete this project. With this report, gantt charts are attached in appendix A and 
appendix B. Figure 9 shows the flowchart of the methodology. 
Research on the diode-clamped 
resonant gate driver 
4 
Research on PWM generation 
circuit 
ý 
Construction and testing on 
PWM generation network 
ý 
Construction on DC-RGD circuit 
ý 
Integrate the PWM generation circuit with DC-RGD circuit 
4 
Experiment of overall circuit 
ý 
Analysis of the experiment results 
Figure 9 Methodology approach 
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3.2 Tools and equipments required 
Basically, this project is a research based experiment work to validate the 
simulation. The work has been started by researching all knowledges related to this 
topic. Hence, there are some specific equipment and components required to 
implement it. 
Table I The detail for the equipments 
Equipment/component Purpose Details 
DC Power supply To generate wide range Model no.: GPC3030DQ 
of DC signal Available in the 
laboratory 
Function generator Provide signal output to Model no. : GPG 8255A 
the circuit Available in the 
laboratory 
Oscilloscope To display and analyze Model no.: CS4125 
the waveform Available and can be 
used in the laboratory 
PWM generation circuit To provide wide range of Using three main circuits 
pulse width which are PWM 
generate circuit, 
synchronization circuit 
and output buffer to 
apply adjustable duty 
ratio 
Diode-clamped resonant As a test circuit Using the specified 
gate driver components with fixed 
inductance value of 
IOnH and varied dead 
14 
time 





The diode-clamped RGD network 
"r, 
PWM generation network 
Figure 10 Proposed block diagram for overall circuit 
The figure 10 shows the block diagram of the whole network used throughout 
this project. The entire block diagram has its own specification and proposed 
configuration. The PWM generation network will generate the pulse widths to be 
applied to the switch I and switch 2 (both are MOSFET). There are two PWM output 
signals which are used to drive switch I and switch 2 respectively. Apart from that, 
delay line will be applied at the same time to create finite delay time of the pulse 
width for the RGD network. Hence, the analyses on the resonant inductor current are 
then performed. 
3.3.1 PWM generation network 
This section consists of three main circuits, PWM circuit, synchronous 
circuit for PWM and PWM output buffer. PWM circuit is responsible to 
provide PWM signals to the switch 1 and switch 2 respectively having different 
value of pulse width leading to the different generation of duty ratio. Whereas, 
synchronous circuit for PWM is needed to synchronize the timing of both 
MOSFETs. This circuit takes both frequency of the converter and frequency of 
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the synchronization signal. They are then integrated before connected to DC- 
RGD network. 
3.3.2 The diode-clamped resonant gate driver network 
The RGD network configuration is the main circuit to be analyzed. The 
proposed PWM generation circuit will be integrated with this circuit to validate 
the simulation. 
3.4 Recommended circuit 
3.4.1 Intersil ICM 7555 
The PWM signals can be generated in many ways. Intersil ICM 7555 is 
a generating IC that uses analogue method to produce PWM signal. This chip 
has been chosen because of its features in providing adjustable duty ratio in 
astable operation mode. Furthermore, it can be operated in high speed operation 
up to 1 MHz. Figure 11 shows the astable circuit. 








Figure 11 Astable circuit chip [7] 
The value of duty ratio is controlled by the value of RA and Rß. By 
selecting R, and R2, the duty cycle of the output can be adjusted. Since C 







approaching a minimum of 50 % can be achieved if R2» R1 so that the 
charging and discharging times are approximately equal. It is expressed as 
(12), (13), (14) and (15): 
to,, = 0.7(Rl + Rz)Cl 
Where, 
Rl= R, 4, R2=RB 
toff = 0.7R2C1 







(R1+ R )Cl ý]5ý 
For making duty ratio less than 50%, some modification has to be 
done [7]. By adding the diode such as in figure, Cl will charge through only 
R1 and discharge through R2. To achieve this, it is necessary to make R1 less 




The other formula is expressed as: 
ton = 0.7R1C1 
Where, 
RI= RA, R2=RB 
(17) 
toff = 0.7R2C1 (18) 
TS = ton + toff = 0.7(Rl + R2)Cl 
1 1.44 





Figure 12 Modified astable circuit chip [7] 
3.4.2 Voltage controlled PWM generator 
Another way to generate pulses to the MOSFETs is by using PWM 
generator circuit. In order to make the circuit works, a DC reference level is 
needed. Hence, 5KS2 potentiometer implementing a voltage divider and 
1.5KS2 resistor are added as shown in the figure 13. This resistor will prevent 
the DC voltage to fall too much under the bottom edge of the shifted triangle 
waveform. Therefore, the whole range of the potentiometer will have active 
influence the PWM duty cycle. It is the most important characteristic of this 
circuit. For this circuit MAX944 (MAXIM) is used as voltage comparator 
between DC input level voltage and triangular waveform. The layout is shown 



























Figure 14 MAX944 pin layout (see appendix Cfor details) 
3.4.3 Proposed Synchronization circuit 
A synchronization circuit is used to synchronize at least two pulse 
widths, each producing a respective pulse width modulated output signal 
comprising an analogue input signal. This means that a synchronization circuit 
shifts the timing of the two pulse-width modulated output signal from the PWM 
generate circuit for VP, and VP2. Based on figure 15, sync and CT-BUFFER are 
applied as input I and input 2 of synchronization circuit. Whereas, OUTA and 
OUTB will be the output for the gate of switch 1 and switch 2. 
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Figure 15 The configuration for synchronization circuit [III 
The list of components involved in synchronization circuit construction is 
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shown in table 11: 
Table II All components in synchronization circuit 
RI 1kS2 
R2 1 kS2 








Zener diode DI 5V 
Zener diode D2 5V 
Zener diode D3 5V 
Zener diode D4 5V 
CMOS NAND gate CD4011 
3.4.4 Delay line 
This circuit is capable to delay any analogue signal such as pulse width. 
Delay line has many versions. In this project, three types of delay are used in 
order to generate dead time in between of two pulse widths. The 15A series 
delay line has been chosen in the experiment. This delay line is built with 8-pin 
package and it is TTL schottky interfaced. The delay was set up to give a total 
delay from 25ns to 1000ns. Table III below shows the details about the delay: 
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Table III Delay lines detail 
Part number Tap delay 
15A-1000N L 200ns x5 tap 
15A-05ONL lOns x5 tap 
15A-500NL lOOns x5 tap 
For these delay lines, the configuration of the circuit is the same for each part 
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Figure 16 Layout for the delay line (see appendix D for details) 
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Figure 17 Circuit layout for MOSFET driver [12] 
Based on figure 17, it is the layout for MOSFET driver circuit. The 
MOSFET (switch) in DC-RGD requires a specific driver circuit between PWM 
generator circuit and the MOSFET itself. The reason for this is the gate voltage 
of the MOSFET transistor requires high transient current (2 A) due to relatively 
high capacitive load [12]. Besides, this circuit is used to avoid voltage drop and 
power losses during the switching in DC-RGD circuit. 
3.4.6 Diode-clamped resonant gate driver 
The selection of the components used for this circuit construction has 
been chosen. The table IV shows the list of the components involved and 
ratings for each component. 
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Table IV List of the components in DC-RGD network 
Components Role in DC-RGD Rating Quantity 
International rectifier, Switches, Q, and 200V/5A, 2 
IRF620, Power MOSFET (n- Q2 Ros(on)=0.852 
channel) 
STPS6045CP, Power Diodes 45V/60A 2 
schottky rectifier 
International rectifier, S1, power 200V/30A, I 
IRFP250NPbRF, Power MOSFET RDS(on)=0.07552 
MOSFET 
4445-01 M Inductor 5nH 2 
The layout of the analysis circuit has shown in figure 18 below: 
ID1 ý load 
1 








Figure 18 Schematic for DC-RGD circuit 
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CHAPTER 4 
4.1 PWM output signal test 
PWM output signal generated using two methods which are Intersil ICM 7555 
and PWM modulator circuit. Both are using analogue method to produce PWM 
signal. These circuits already tested practically in order to generate pulse widths to Q' 
and Q2 in DC-RGD circuit. The circuit configuration and selection of components has 
been discussed in previous chapter. 
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Figure 19 The experiment result showing 20.0% duty ratio [X: 500ns/div, 
Y: 2V/div] 
The result based on the figure 19 is generated from PWM modulator circuit by 
adjusting the variable resistor of 5k ohm. The pulse width of the ON-time is 200ns 
whereas, the OFF-time showed 800ns of one complete cycle. Circle portion as in this 
figure shows that there are slightly undesired signal produced. However, it will not 
much affect on the work analysis. 
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Figure 20 The experiment result showing 31.0% duty ratio [X: 500ns/div, 
Y: 5V/div] 
Figure 20 shows the result of 31.0% duty ratio which is needed for analysis of 
DC-RGD. The ON-time is 310ns and the OFF-time is 690ns (one period is equal to 
1000ns). Eventhough, there is the existence of undesired signal in this graph, it is still 
acceptable to be used in the analysis work. 
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Figure 21 The experiment result showing 42.0% duty ratio [X: 500ns/div, 
Y: 2V/div] 
The graph above shows PWM signal of 42.0% duty ratio. The pulse width 
period is 420ns out of 1000ns. Based on the figure 21, it is proven that as the duty 
ratio is increasing, the disturbance and ripple in the signal becomes lesser. This is a 
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Figure 22 The experiment result showing 49.5% duty ratio [X: 500ns/div, 
Y: 2V/div] 
Similarly like in the previous result, this figure 22 shows the pulse width for 
49.5% duty ratio. Based on above result, the ON-time is 495ns and the remaining 
time will be the OFF-time. It is acceptable to be used in the analysis work. 
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Figure 23 shows the result of 63.0% duty ratio with ON-time period of 630ns 
and OFF-time period is 370ns. 
4.2 Proposed synchronization circuit output 
As the desired PWM output waveforms were generated, this circuit was 
evaluated and the result of this circuit is shows in figure 24. 
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Figure 24 Synchronized PWM output waveform [X: 500ns/div, Y: 5V/div] 
The waveforms generated in the graph above shows the synchronized PWM 
signal output generated from PWM modulator circuit. Two inputs from PWM 
modulator will be the input for synchronization circuit. The output side of 
synchronization circuit will generate the synchronize signal of these two PWM 
inputs. Based on the result obtained, two PWM signals of estimated 30.0% duty ratio 
were synchronized with frequency of I MHz. As shown above, trace 1 and trace 2 
represented the input to the gate of driving switches Q, and Q2 respectively. 
Once these two signals were synchronized, then it can be applied in switches 
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in DC-RGD circuit. Based on the graph above, the ON-time for both signals are 
started at the same point as well as the OFF-time. However, Q, and Q2 should not be 
conducted at the same time. This is to avoid cross conduction during the switching 
transition from Q, to Q2. For the time being, these two synchronized signals were 
analyzed for duty ratio around 30%, examines the capability of this synchronization 
circuit. After synchronizing the signals, one of two signals either in trace I or trace 2 
should go through the delay line circuit in order to get the delay waveform of PWM. 
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Figure 25 Two synchronized signal after delay line circuit being applied [X: 
500ns/div, Y: 2V/div] 
Figure 25 shows two signals initially started at the same point and time. 
However, for analysis purpose it has to make sure that Q, and Q2 will be conducted 
complimentarily. Delay line will make one of these signals delayed and provide the 
different ON-time for both switches. Both pulses PW1 and PW2 have the same periods 
which are around 320ns. For that, delay line with delay of 400ns should be enough to 
delay the signal and applied to trace I and result obtained in trace I in figure 25. The 
waveform was shifted from its initial point but still in synchronizing condition. 
However, there is a problem occurred after going through the delay. There is 
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slightly voltage drop in the signal after delayed. To solve this problem, the fixed 
supply of 5V has to be increased in order to maintain 5V after delayed. Another 
problem is that the waveform pattern becomes more critical where the ripple and 
spike produced at the pulse. To solve it, resistor has to be connected to the output of 
this signal. However, the resistance value has to be as low as possible to avoid the 
decreasing in current value and create more problems. 
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Figure 26 Synchronized signals of PW, and PW2, duty ratio of 30% 
Figure 26 shows pulse widths to be applied to Q' and Q2. One of these two 
signals connected to delay line of ±200ns. Based on figure 26, there is dead time 
between both signals that is important to make sure the ON-time for both switches do 
not overlap and cause cross conduction and more losses to be produced. 
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4.3 Results of integration between DC-RGD circuit and PWM generation 
network 
The experiment works for the whole network was not using switching 
frequency of 1 MHz. This is due to the problem with high frequency which is become 
more critical to implement in the experiment. Because of that problem, the switching 
frequency has reduced to 500kHz as the maximum frequency and it is used for 
analyzing the whole network and it has been done for the experiment work. The duty 
ratio used for this experiment was around 20% (Pulse width of ±400ns) and dead time 
around 50ns. 
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Figure 28 Pulse width I (VP1) applied to the driving gate of switch Q, 
[X: l us/div, Y: 5V/div] 
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Figure 28 shows the output from the MOSFET driver circuit that has been 
amplified until 12.6V to turn-ON gate of the switch Q, . This is because of the 
problem where the MOSFET could not turned-ON by simply integrated to the DC- 
RGD network. Drive circuits for power MOSFET is needed for both networks to get 
function. According to appendix, gate voltage should be at 1OV or more and 
MOSFET of IRF620 (see appendix E for details) will be turned-ON only when Id(oN) 
>5. OA. 
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Figure 29 VlzS, Q' and VV, Qj for switching frequency of 510.2kHz 
Figure 29 shows gate voltage exhibits like a `step', maintaining at a constant 
voltage level of 5V (maximum of 5.2V) while the drain voltage rises and falls 
complementarily with switching. The voltage at which the gate voltage remains 
during the switching is called Miller voltage, VK,,,. In most applications, this voltage is 
around 4V and 6V depending on the current being switched [13]. 
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Figure 30 Vdc, Id, and switching loss for Q, 
Referring to figure 30, current peak value of Id, ,1 is around 1.8A which is 
very high. In DC-RGD experimental works, the optimized value of inductor IOnH, 
varied dead time (within range of 50ns), switching frequency of 500kHz and 400ns 
pulse width being used. There is relationship between leak and turn-ON speed of the 
switches. As Ipeak goes higher, causing the decrease turn-ON speeds for the switches. 
Means that, the lower the value of Ip, ak indicates a higher turn-ON speed and 
improving the efficiency of the network. Below is the equation (21) to determine 
power losses for both switches Qj and Q2. 
(21) Ps , A, =Vds xIds 
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Figure 31 Graph of G of I OnH and Vgs sr, within 400ns pulse width 
Figure 31 shows that voltage, Vgs SI of 6.0 is clamped. It is a large drop around 
6.0V compared to the simulation work. This problem occurred because of the current 
flows through its gate, iLr is low as (maximum charging current of 0.44A) as per 
shown above. The selection of MOSFET also influences the results in the experiment 
works. The MOSFET has to be able to function as the current through inductor goes 
higher. When switch of Q' is turn-ON, iLr will be charged up the inductor, Lr and 
discharged back as in figure 28. The duration of charging the inductor seen shorter 
than discharging. Besides that, Vgs sj is dependent on the value of hr and C,,, , 
internal 
capacitance for switch. This C,,, can be obtained using a simple equation in (22). 
Given in (23) is the equation to get the time taken for current of the inductor to reach 
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Figure 32 Pulse width of Q, and Q2 within 400ns each (20% duty ratio) 
I. Vgs 
. p. 
Figure 33 Vgs and VV of switch Qj in DC-RGD circuit 
Figure 32 shows the VP I and VP2 respectively that connected to the gate 
source for both switches Qj and Q2. By using switching frequency of 500kHz, the 
dead time of 50ns was set up and figure 33 shows the graph of Vgs, Ql and Vd,, Q, 






Figure 34 Simulation of Vd, and Id, for Q' and switching loss 
From the waveforms in figure 34, maximum value for Vth reached 12V as the 
input source being used. The switch Qi starts to conduct when Vim. is in OFF state 
which means that it works in complimentary pattern with the Vgs. As switch Q' turn- 
ON, the current will start to increase until its maximum value and decrease until the 
switch Qj in OFF position as seen in both graphs above. Current for Id, must reach its 
maximum value before ON state of VAS has ended. Hence, the overlapping between Id, 
and Vd, represented as a switching losses which is around 12243W. 
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Figure 35 Graph of Vgs sl and resonant inductor current, hr 
Figure 35 shows the combination graph of driving gate voltage source, Vgs_sl 
and resonant inductor current, iL, or gate current to the switch S,. This Vgs_sr increases 
exponentially and is clamped 12V as the input source [5]. The current will start to 
charge to its maximum value when Ql is turn-ON and the time taken to charge 
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depends on L, and the impedance of the network, Zo of the network and it is 
discharged to zero as the Vgs s, discharged to zero. The discharging time is longer 
compared to the charging time. This is due to the ON resistive charging effects 
through gate and driving resistance [5]. 
4.5 Discussions 
4.5.1 PWM generator circuit analysis 
The experiment work for PWM output signal testing has been done and 
working for range between 20% and 60% of duty ratio which are required in 
this project. The experiment work used 5V DC (peak to peak) voltage supply 
and switching frequency of 1 MHz (almost 1 MHz for each test). However, 10% 
duty ratio is quiet difficult to generate the smooth signal and not recommended 
to use it in full work analysis of this project. It might be not possible to produce 
short ON-time in high frequency unless the equipments and components used in 
the experiment are reliable and capable to make it. 
In this experiment work to generate PWM signal, it is possible to 
generate adjustable duty ratio from 0-100% in low frequency of between 1Hz 
and 600 kHz with a smooth signal and clean pulses. As frequency gets higher, 
the gate driving losses will increase that can lead to high power dissipation. For 
1 MHz switching frequency, the chances of clean pulses generated is low 
because of distortion and ripple produced due to the internal resistance as well 
as wire resistance. According to all results above, proved that good PWM 
signals of duty ratio in range of 30% and above achieved. It is due to the 
capability of these PWM circuit and equipment used for the experiment work. 
Take note that the ON-time for each pulses generated is suitable to allow the 
MOSFET to turn-ON by analyzing the starting point at the voltage of ON-time 
pulse is match with the ON condition of the switch (MOSFET). 
4.5.2 Synchronization circuit analysis 
Based on the results for synchronization circuit, the objective to produce 
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synchronization between two signals was achieved but there is still noise and 
disturbance produced in the waveform. However, it is not a big problem to 
proceed to the next step which is generating finite dead time. For that, delay 
line circuit was connected to one of two signals. Apart from that, ripple and 
noise still occurred that make the measurement are not accurate. The main 
reason due to this problem is that in high frequency of 1 MHz, this circuit cannot 
withstand and produce high ringing (noise) to the circuit eventhough a clean 
signal of oscillator is applied from function generator to this circuit. This is 
because of the loose connection used on the breadboard during the testing. The 
experiment work improved by using the right components value as well as the 
connection itself. 
4.5.3 Comparison between simulation results and experiment results 
This section discusses the data for experiment and simulation results in 
order to verify the overall performance of DC-RGD network. With considering 
50ns dead time, lOnH resonant inductor and 20% duty ratio within 500kHz 
switching frequency, the comparison could be made. 
Table V Comparison results from experiment and simulation 
Parameter Experiment result Simulation result Difference 
Vgs, QI 5.2V 5. OV 0.2V 
V&, Q1 Max. voltage: 12.0V Max. voltage: I 2. OV OV 
Ids, QI Peak current=l. 8A Peak current=2.2566A 0.4566A 
Vex Ids Maximum loss=2.920W Maximum loss=12.243W 9.323W 
Vgs, s1 Max. clamped voltage=6. OV Max. clamped 
voltage=12.0V 
6.0V 
iL. Max. charging current=0.44A Max. charging 
current=2.2448A 
1.8048A 
Based on the experiment result for Id,, Qj, peak current only achieved at 
1.8A compared to the simulation result, 2.2566A. It may due of the 
specification of MOSFET used in the experiment which is not the same with the 
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simulation work. As in the experiment, the MOSFET used for the switches are 
not be able to function properly as the current goes higher. When II, Q' is 
measured inaccurate value, the switching loss for the switch Ql or Q2 also 
increases. As a result, the measurement in the experiment will not be accurate 
too. Hence, it is still an issue for the selection of the right MOSFET used in the 
high switching frequency circuit because it is important while doing the 
analysis through the experiment work. 
Moreover, from the table V shows that Vgs. sj only clamped-up until 6V 
for its maximum value because of the maximum charging current only achieved 
at 0.44A. By referring to (24), value of Vgs, sj is depending on C;,, and the 
integral of 'Jr , when 
il, is charging. So, the value of the resonant inductor 
current, il, influences the voltage clamps for Vgs. sj. For Vgs. sj, it is supposed to 
clamp up the voltage until 12V as the input voltage source. Hence, the right 
value of inductor must be used in the experiment in order to get the best 
analysis in this network. 
Vgs_S1(t) = f0 ýýn iLr(t) dt (24) 
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CHAPTER 5 
CONCLUSION AND RECOMMENDATIONS 
5.1 Conclusion 
The study is about to experiment and analyze the overall performance of a 
diode-clamped resonant gate driver network by considering the parameter of duty 
ratio, resonant inductor and the dead time. In the design of diode-clamped resonant 
gate driver circuit with range MHz switching frequency is very crucial. Experiment 
work with voltage pulses of 20% duty ratio, 50ns dead time (limited dead time 
generated) and I OnH resonant inductor within 500kHz switching frequency validated 
with based on Pspice simulation result. Throughout the project, it is found that the 
construction and the testing of the whole networks required a lot of time before the 
overall analysis has been done. From the analyses for high switching frequency 
converter, its performance and reliability are easily influenced by the low capability 
of the equipments and circuit constructions in the experiment that may lead to the 
switching losses in the network. 
5.2 Recommendation 
Since the PWM generation network and DC-RGD network is completed and 
discussed in this project, improvement is necessary in the experiment work so that the 
overall analysis for 1 MHz switching frequency could be done in future and validation 
for Pspice simulation will be more relevant and accurate. For future work, analysis 




[1] T. Lopez, G. Sauerlaender, T. Duerbaum, T. "Tolle "A Detailed Analysis of a 
Resonant Gate Driver for PWM Applications" Philips GmbH, Research 
Laboratories, pp. 873,2003. 
[2] Yahaya, N. Z., Begam, K. M. and Awan, M. "SWITCHING LOSS ANALYSIS OF A 
DIODE-CLAMPED RESONANT GATE DRIVER NETWORK" in SST2008 
LABUAN 29-30 OCT. 2008, pp. 471-475. 
[3] PWM [online] Available: http: //www. pcmag. com/encyclopedia_term/ 
[4] Pulse Width Modulation [online] Available: http: //www. topbits. com/pulse-width- 
modulation. html 
[5] N. Z. Yahaya, K. M. Begam and M. Awan, " The limitations and Implications of 
Duty Ratio, Dead Time and Resonant Inductor on DC-RGD Circuit" in 2' 
National Postgraduate Conference on Engineering, Science and Technology, Mar 
2009 - unpublished. 
[6] N. Mohan, Undeland and Robbins, Power Electronics. Converters, Applications, 
and Design. Third edition. John Wiley & Sons, Inc, pp. 25,163,164,571. 
[7] T. L. Floyd, "Digital Fundamentals", ninth edition, Pearson International Edition, 
pp. 403-408. 
[8] D. Wagner, R. M. Kenyon, May 13,2008, "Switch-mode power supplies for 
beginners: An efficiency primer part 1", pp. 3-unpublished 
40 
[9] A. Dasgupta, A. Ghosh, "Study and design of buck converter", Electrical Engg., 
NET, Rourkela, pp. 18-20-unpublished 
[10] G. Lazaridis (2009, July 3rd). Voltage Controlled PWM generator [online] 
Available: http: //pcbheaven. com/circuitpagesNoltage_Controlled_P W M_Generat 
or/ 
[11] J. Bottrill, Oct, 2003, "A new synchronization circuit for power 
converters", Texas Instrument, Application Report SLUA296, pp. 6. 
[12] S. Spannare (2002, January). Some PWM drivers for electrical DC motors 
[online] Available: http: //www. picotech. com/applications/pwm_drivers/ 
[13] B. Maurice, L. Wuidart, June, 2004 " Drive circuits for power MOSFETs and 
IGBTs", application note, pg. 1/10. 
41 
APPENDICES 
Appendix A: Gantt chart FYP 1 
Appendix B: Gantt chart FYP 2 
Appendix C: Datasheet of MAX 944 





























Activities/Nlilestone 0 ý 0 ý 0 ý 




ý 0 0 
1c ý p ý IF ý o 
ý Q ... º- N 
ON 
L 































Confirmation of Title selection 
Literature Review 
Preparation and Submission of the Preliminary Report 
Project Works (Research and Circuit Design) 
Preparation and Submission of Progress Report 1 
Continue on Project ( Circuit Construction) 
Seminar of FYP1 ºýC 
tz Submission of Draft Report > 
Preparation and Submission of Interim Report x 
Oral Presentation 
Gantt chart for FYP 1 
APPENDIX B 
44 








00 -- Vi 
N 
N 









. - I N N I I w w w I A I to Cý CIN 
Activities/Milestone 
I v .A I I 
00 
v ý, I I 
00 
I ý, I 
öo 
N I ý I .., 
I I 
N N W W 
tA 
Continuation of Project 
Literature Review and Methodology 
Preparation and Submission of Progress Report I 
Preparation and Submission of Progress Report 2 
Preparation and Submission of Draft y' 
Preparation and Submission of Final Report (Soft) x 
Technical Report 
Oral Presentation a Preparation and Submission of Thesis (Hard) 
Appendix B: Gantt Chart For FYP II 
APPENDIX C 
45 
19-ß229s Rev 9,3,109 
ý . 
ý. 
AO ýXýý ýý 
Hiq[i-Speed, Low-Power, 3VIv 1f, Rag-to-RAR, 
Single-supply Comparators 
General' Description 
IThe MAX9411MAX9421MAX944 are single/dual quad 
high-speed comparators optimized for systems pow- 
ered from a 3V or 5V supply. These devices combine 
rYlTt 5lgejuu', 117W' puwe , dITL i d7i C1J i ä]i' i1Tý7lU'lý. 
Propagation delay is 80ns, while supply current is only 
3F1Q11. [ýPJ. rrýf7)týF3rafnu:. 
The input common-mode range of the MAX941/ 
MAX9421MAX944 extends beyond both, power-sggoly 
rails. The outputs pull to within 0.4V of either supply rail 
without external pullup circuitry, making these devices 
ideal for interface with both CMOS and TTL logic. All 
input and output pins can tolerate a continuous short- 
. tic i' `aý; st'ýýaý. ^ItitiJý ýt, wit` i"ýati! 
Internal hysteresis ensures clean output switching, 
"evei. "wttt, 3rJWTirJNfi ry'rrN; lý 3radrzirS. Ti", ,a frýh- 
tures latch enable and device shutdown. 
T! i:. ssciLc . M4Y. S. aic &L, ill . M4 . 94 ýýý sRtece! i^ 3 
tiny AMAX' package. Both the single and dual MAX942 
are available in 8-pin DIP anc SO packages. The quad 





ý2 r, ra YRrze) 
Zero-Crossing Detectors 
Sampling: Circuits 
F; 6 t ies 
f Available inI}MAX. Package 
for Automotive Applications 
O, imized mr 3Y and 5V A gnIk2dions 
(Operation Down to 27V) 
ti Fs, %Vrr3 gYzs i+em'JRly 4ii' VV%W E1IV&j 
f Rail-to-Rail Input Voltage Range 
f Low. 350pA. Supply Current per Comparator. 
Low,. lmV Offset Voltage 
f Internal Hysteresis for Clean Switching 
vº v*luýut iin c lArrý' 2? rR2wm- i nits 
f CMOSTTL-Compatible Outputs. 
f Output Latch (MAX941 Only) 
f Shutdown Function J MAX941 Only) 
Ordering Information 
PART TEMP RANGE PIN 
r'Ttt'1liSta't 
MAX941 CPA 0°C to +70°C 8 Plastic DIP 
MAX941 CSA 0°C to +70°C 8 SO 
MAX941 EPA -40°C to +85°C 8 Plastic DIP 
MAX941 ESA -40°C to +85°C 8 SO 
MAX941 EUA-T -40°C to +85°C 8 AMAX 
MAX941AUA-T -40°C to +125°C 8 pMAX 
Ordering lnformation continued at end of data sheet. 








V+ 18N, C OUTA 
IN+ 27 OUT INA 
IN 36 CND INA" 








V' 4 MM 11 GND 
INK' 5"1D INC- 
BC 
INB 69 INC 
DUTB 78 DUTC 
L5yrc), so 
/41AXVN Maxim rn tegrared Products 1 
forpnicin, delivery, and ordering infonnatinplease contact Maxim Direct at 1 
Or visit Maxim's website at www. maxim-, rcom:. 
High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
ABSOLUTE MAXIMUM RATINGS 
Power-Supply Ranges 
Supply Voltage V+ to GND 
............................................. +6.5V Differential Input Voltage 
.......................... -0.3V to 
(V+ + 0.3V) 
Common-Mode Input Voltage 
.................. -0.3V 
to (V+ + 0.3V) 
LATCH Input (MAX941 only) .................... 
-0.3V to (V+ + 0.3V) 
SHDN Control Input (MAX941 only) .... ...... 
OM to (V+ + 0.3V) 
Current Into Input Pins .................................................. t20mA Continuous Power Dissipation (TA = +70'C) 
8-Pin Plastic DIP (derate 9.09mW/°C above +70°C) ... 
727mW 
8-Pin SO (derate 5.88mW/°C above +70°C) ................ 
471mW 
8-Pin VMAX (derate 4.1mW/°C above +70°C) ............. 330mW 14-Pin Plastic DIP (derate 10. D0mW/'C above +70'C).. 800rnW 
14-Pin SO (derate 8.33mW/'C above +70'C) .............. 667mW Operating Temperature Ranges 
MAX94_C_ 
_ ....................................................... 
0°C to +70°C 
MAX94_E_ 
_ ..................................................... -40°C 
to +85°C 
MAX94_AUA 
.................................................. -40°C to + 125°C MAX942MSA 
.................................................. -5S°C to +125°C Storage Temperature Range ............................. -65°C to +150'C Lead Temperature (soldering, 10s) ................................. +300'C Stresses beyond those listed under 'Absolute Maximum Ratings'may cause permanent damage to the device These are stress ratings only, and functional 
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specnccatiens is not implied Exposure to 
absolul^ maximum rating conditions for extended periods may affect device reliability 
ELECTRICAL CHARACTERISTICS 
(V+ = 2.7V to 5.5V, TA = TMiN to TMAX, unless otherwise noted. Typical values are at TA = +25°C. ) (Note 14) 
PARAMETER SYMBOL CONDITIONS bfN TYP MAX UNITS 
Positive Supply Voltage V+ 2.7 5.5 V 




TA = +25°C MAX94_ES_, MAX942MSA mV 
Input-Referred Trip V 
VCM = Oar 
V V 
MAX941_UNMAX942_UA 14 
Points IRIP + CM = 
(Note 2) MAX94_C_ _. 
MAX94_EP_, 4 TA = TMw MAX94_ES_, MAX942MSA mV to TMAX 
MAX941_UNMAX942_UA 6 
MAX94_C_ 
_, MAX94_EP_, 12 TA = +25°C MAX94_ES_. MAX942MSA mV 
Input Offset Volta e V 
VCh1 =0 or 
V V 
MAX941_UA/MAX942_UA 13 
g OS + CM = 




Input Bias Current l VIN = VOS. VCM =0 or 
MAX94_C 150 300 
A B VCM = V+ (Note 4) MAX94_E/A, MAX942MSA 150 400 
n 
Input Offset Current IOS VIN = VOS, VCM =0 or V+ 10 150 nA 
Input Differential Clamp 




Ratio CMRR (Note 5) 
MAX94_ES_, MAX942MSA 
NV/V 
MAX941_UNMAX942_UA 80 800 
Power-Supply Rejection PSRR 2.7V s V+ s 5.5V, 
MAX94_C_ 
- MAX94_EP, MAX94 ES MAX942MSA 80 300 Ratio VCM = OV _ _, ON MAX941_UNMAX942_UA 80 350 
Output High Voltage VOH 
(SOURCE = 400pA V+ - 0.4 V+-0.2 
[SOURCE = 4mA V+ - 0.4 V+ - 0.3 
V 
Output Low Voltage VOL 
[SINK = 400pA 0.2 0.4 
V [SINK = 4mA 0.3 0.4 
Output Leakage Current (LEAK (Note 6) 1 JA 
2 MAXIM 
High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
ELECTRICAL CHARACTERISTICS (continued) 
(V+ = 2.7V to 5.5V, TA = TMIN to TMAx, unless otherwise noted. Typical values are at TA = +25°C. ) (Note 14) 
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS 
3V V 
MAX941 380 600 
+= MAX942/MAX944 350 500 
Supply Current per Comparator Icc V+ 5V 
MAX941 430 700 pA 
= MAX942/MAX944 400 600 
MAX941 only, shutdown mode (V+ = 3V) 12 60 
Power Dissipation per PD 7 N 
MAX941 1.0 4.2 
mW Comparator 
) ote ( MAX942/MAX944 1.0 3.6 
tPD+' MAX94_C 80 150 
ns Propagation Delay tpt. (Note 8) MAX94_EJA. MAX942MSA 80 200 
Differential Propagation Delay dtpL1 (Note 9) 10 ns 
Propagation Delay Skew (Note 10) 10 ns 
Logic Input Voltage High VIH (Note 11) 2+0.4 2 V 
Logic Input Voltage Low VIL (Note 11) 22 -0.4 V 
Logic Input Current IlL, IIH VLOGIC =0 or V+ (Note 11) 2 10 pA 
Data-to-Latch Setup Time is (Note 12) 20 ns 
Latch-to-Data Hold Time tH (Note 12) 30 ns 
Latch Pulse Width tLpw MAX941 only 50 ns 
Latch Propagation Delay tLPD MAX941 only 70 ns 
Shutdown Time (Note 13) 3 Ps 
Shutdown Disable Time (Note 13) 10 PS 
Note 1: Inferred from the CMRR test. Note also that either or both inputs can be driven to the absolute maximum limit (0.3V 
beyond either supply rail) without damage or false output inversion. 
Note 2: The input-referred trip points are the extremities of the differential input voltage required to make the comparator output 
change state. The difference between the upper and lower trip points is equal to the width of the input-referred hysteresis 
zone (see Figure 1). 
Note 3: Vos is defined as the center of the input-referred hysteresis zone (see Figure 1). 
Note 4: The polarity of Ip reverses direction as VCM approaches either supply rail. See Typical Operating Characteristics for more 
detail. 
Note 5: Specified over the full common-mode range (VCMR)" 
Note 6: Applies to the MAX941 only when in shutdown mode. Specification is for current flowing into or out of the output pin for 
Vout driven to any voltage from V+ to GND. 
Note 7: Typical power dissipation specified with V+ = 3V: maximum with V+ = 5.5V. 
Note 8: Parameter is guaranteed by design and specified with VOD = 5mV and CLOAD = 15pF in parallel with 400pA of sink or 
source current. VOg is added to the overdrive voltage for low values of overdrive (see Figure 2). 
Note 9: Specified between any two channels in the MAX942/MAX944. 
Note 10: Specified as the difference between tpo. and tpD. for any one comparator. 
Note 11: Applies to the MAX941 only for both SHDN and LATCH pins. 
Note 12: Applies to the MAX941 only. Comparator is active with LATCH pin driven high and is latched with L TCH pin driven low 
(see Figure 2). 
Note 13: Applicable to the MAX941 only. Comparator is active with SHDN pin driven high and is in shutdown with SHDN pin driven 
low. Shutdown disable time is the delay when SHDN is driven high to the time the output is valid. 
Note 14: The MAX941_UA and MAX942_UA are 100% production tested at TA = +25°C. Specifications over temperature are 
guaranteed by design. 
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Typical Operating Characteristics 
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High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Typical Operating Characteristics (continued) 
(V+ = 3. OV, TA = +25°C. unless otherwise noted. ) 
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High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Typical Operating Characteristics (continued) 
(V+ = 3.0V, TA = +25'C, unless otherwise noted. ) 

















MAX941 MAX942 MAX944 
1 1 OUTA Comparator A Output 
2 2 INA- Comparator A Inverting Input 
3 3 INA+ Comparator A Noninverting Input 
1 8 4 V+ Positive Supply (V+ to GND must be s 6.5V) 
5 5 INB+ Comparator B Noninverting Input 
6 6 INB- Comparator B Inverting Input 
- 7 7 OUTB Comparator B Output 
8 OUTC Comparator C Output 
9 INC- Comparator C Inverting Input 
10 INC+ Comparator C Noninverting Input 
6 4 11 GND Ground 
- - 12 IND+ Comparator D Noninverting Input 
13 IND- Comparator D Inverting Input 
14 OUTD Comparator D Output 
2 - - IN+ Noninverting Input 
3 - IN- Inverting Input 
4 - - SHDN 
Shutdown: MAX941 is active when SHDN is driven high; MAX941 is in shutdown 
when SHDN is driven low. 
5 - -- LATCH 
The output is latched when LATCH is low. The latch is transparent when TCH 
is high. 
7 - - OUT Comparator Output 
8 - N. C. No Connection. Not internally connected. 
PROPAGATION DELAY (tpp-) 
6 MAXIM 
High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
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Frgurr=. 1. lnputand. Output Wavelorm. Noninverting Input 
`lrer2t'i 
Defafed Description 
The MAX941/MAX942/MAX944 single-supply compara- 
tors feature internal hysteresis, high speed, and low 
power. Their outputs are guaranteed to pull within 0.4V 
, 5)1,5) 
il Sü}P-'P ý' i-. )i1 0011tiL'L' tf E`nýt515' 
' 'Lltl4 vrr L' IIU. (5V01 i 
circuitry. Rail-to-rail input voltage range and low-volt- 
age single-supply operation make these devices ideal 
for portable equipment. The MAX941/MAX942/ 
MAX944 interface directly to CMOS and TTL logic. 
Thuhm 
Mbst' high-speed comparators oscillate in the linear 
region because of noise or undesired parasitic feed- 
back. This tends to occur when the voltage on one 
Input' is at or equal'tb the voltage on the other input. io 
counter the parasitic effects and noise, the MAX9411 
hOA. 1.20dAY2h4, hew 'n1RIo J. htfG. hzT$ SJ5,. 
The hysteresis in a comparator creates two trip points: 
r}rLA ,fr , ttLP . usi Lin . I! I[jLLt )Ll(tLaýrtP a(lri S1ne tM tfle , 
talliýn 
inpur voltage (Figure 1). The difference between the trip 
points is the hysteresis. When the comparator's input 
voltages are equal, the hysteresis effectively causes 
one comparator input voltage to move quickly past the 
iftw Ltältýi ' ttliL''i ij7e vLLý o), ýt4Lc i 'llý1S 001liL9'E 
oscillation occurs. Standard comparators require hys- 
teresis to be added with external resistors. The 
DM', Y ' ; fDýt4`, k 'w', (DA4, YStaý''. c Ai iýýsýn' , Fy ct r ýsý 
eliminates these resistors and the equations needed to 
determine appropriate values. 
Figure 1 illustrates the case where IN- is fixed and IN+ 
is varied. If the inputs were reversed, the figure would 
look the same, except the output would be inverted. 
The MAX941 includes an internal latch that allows stor- 
age of comparison results. The LATCH pin has a high 
input impedance. If IATCH is high, the latch is transpar- 
ent (t'. e., the comparator operates as inougtl the is 
not present). The comparator's output state is stored 
w+har.. i Tr4, is, rpJle inns. All. timir r_ý (J- m , ýJ- 
be met when using the latch function (Figure 2). 
The MAX941 shuts down when SHdf is low. When shut 
d5j:, trip 5J: r,, pdJ j rJjTA. P). rJrr it iwl % tDa.. P. Jlj .. and 
the three-state output becomes high impedance. The 
SHDN pin has a high input impedance. Connect 
SHDN to V+ for normal operation. Exit shutdown with 
LATCH high; otherwise, the output will be indeterminate. 
Input Stage Circuitry 
The MAX941/MAX942/MAX944 include internal protec- 
tion circuitry that prevents damage to the precision 
input stage from large differential input voltages. This 
^ r, me, 1r- , S; ri%tlfri yv rsr5se -zh *iwVv t`J2fý. t(vyJ2fý fi iilfililL`3 
between IN+ and IN- as well as two 4.1 kQ resistors 
(Figure 3). The diodes limit the differential voltage 
applied to the internal circuitry. of the comparators to be 
no more than 2VF, where VF is the forward voltage drop 
dt the diode (about U. 7V at +25C). 
For a large differential input voltage (exceeding 2VF). 
this protectlbn circuitry increases the input bias current 
at IN+ (source) and IN- (sink). 
Input Current = 
(m+ '--. °2VF 
2x4.1kg 
Input: current with large differential input voltages 
should: not be confused with input bias current (18). As 
icing as Ine dfftererti0i input vdttage is 'less 'tnan lF, 
this input current is equal to Ig. The protection circuitry 
. aLso , altnw_s 
for the irtn! d rnmmon-mc de range of the 
MAX941'/MAX942/MAX944 to extend beyond both 
power-supply rails. The output. is in the correct logic 
state if one or both inputs are within the common-mode 
range. 
M/1XiM ý 













ý ý tpp -ý1 
Figure 2. MAX. 941 Timing Diagram with Latch Operator 
Output Stage Circuitry 
The MAX941/MAX942/MAX944 contain a current-driven 
output stage as shown in Figure 4. During an output 
transition, ISOURCE or (SINK is pushed or pulled to the 
output pin. The output source or sink current is high 
during the transition, creating a rapid slew rate. Once 
the output voltage reaches VOH or VOL, the source or 
sink current decreases to a small value, capable of 
maintaining the VOH or VOL static condition. This signifi- 
cant decrease in current conserves power after an out- 
put transition has occurred. 
One consequence of a current-driven output stage is a 
linear dependence between the slew rate and the load 
capacitance. A heavy capacitive load will slow down a 
voltage output transition. This can be useful in noise- 
sensitive applications where fast edges may cause 
interference. 
Applications Information 
Circuit Layout and Bypassing 
The high gain bandwidth of the MAX941/MAX942/ 
MAX944 requires design precautions to realize the 
comparators' full high-speed capability. The recom- 
mended precautions are: 
1) Use a printed circuit board with a good, unbro- 
ken, low-inductance ground plane. 
2) Place a decoupling capacitor (a 0.1 pF ceramic 
capacitor is a good choice) as close to V+ as 
possible. 
3) Pay close attention to the decoupling capacitor's 
bandwidth, keeping leads short. 
4) On the inputs and outputs, keep lead lengths 
short to avoid unwanted parasitic feedback 
around the comparators. 
5) Solder the device directly to the printed circuit 
board instead of using a socket. 
8 /MAXIM 
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Figure 4. Output Stage Circuitry 
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-Ordering 
Information (continued) Chip Information 
PART TEMP RANGE PIN PACKAGE 
MAX942MSA/PR -55°C to +125°C 8 SO 
MAX942CPA 0°C to +70°C 8 Plastic DIP 
MAX942CSA 0°C to +70°C 8 SO 
MAX942EPA -40°C to +85°C 8 Plastic DIP 
MAX942ESA -40°C to +85°C 8 SO 
MAX942EUA-T -40°C to +85°C 8 NMAX 
MAX942AUA-T -40°C to +125°C 8 NMAX 
MAX944CPD 0°C to +70°C 14 Plastic DIP 
MAX944CSD D°C to +70°C 14 SO 
MAX944EPO -40°C to +85°C 14 Plastic DIP 
MAX944ESD -40°C to +85°C 14 SO 
PROCESS: BIPOLAR 
10 MAXIM 
High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Package Information 
(For the latest package outline information and land patterns, go to .) 
PACKAGE TYPE PACKAGE CODE DOCUMENT NO. 
8 Plastic DIP P8-1 
5 5l7 





ý IY rldJIN. lllr Ir IY-J ý. I 
14 SU I 314-1 
4! 
A`S ! Nf_tiýý 
I 
IAII_: 1MF_TF. RS 
MARKING DIM MIN MAX MIN 
MAX 
A 0.043 1.10 
I\AAAA 1I 
Al ' 0.0020.00s 0.05 O. IS 
I 
A2 0.030 0.037 0.75 0.95 
rlý)i1 ý] r17.4 n 25 ýl. zJi ýI II Eh II ýý .I nnný nrn7 ntt n7R 
u 














a! 5 -ý I` 3 
I 
HHHH 
I 'H 'H dd 
AZ 
. ... .. -f_ 
FA' A 
' ýlI I --{Lj- 
: -roNr NAew SIDE VIEW 
NOTES: 
1. D&E DO NOT INCLUDE MOLD FLASH. 
Z. MOLD 'LAS cM PROTRUSIONS NOl- TU EXCEED 0.1SMM (: G06"j. 
3. CONTROLLING DIMENSION: MILLIMETERS. 
4 COMPLIES TO JEDEC MU-187, LATEST REVISION, VARIATION AA. 
6 ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PbFREE (+) PKG. CODES. 
-DRAWING NCT TO SCALE- 
I. ý ý_, _1-i 
I" 
ýý 




DIM MIN MAX MIN MAX 
A-0.043 - 1.10 
DIM 
A 
Al ! '0.0021 o. cDS 1 0.05 1 O. iS 
A2 
h{, r1 tUi1 1. t1 c17.4 I, fl_ 25 I, ll. zJ'i. 
c 0.005 0.007 0.13 0.18 


















ýA11.: 1MF_TF. BS 
MIN MAX 
1.10 
a. os aUs 
a. 75 (D. 95 







HIý. 1813 I (1148 1 4.711 5. (13 
L 0.016 0.026 0.41 0.66 
u 0' 6' 0" 6' 
: S' I' C. ü1L`'i Q'32 l tl' 31'SJ' tjSjf' 
PKG. CODES 
U8-1; U8-3; U8CN-i 
/1/1/JXL ME 
PACKAGE OUTLINE, 8L uMAX/uSOP 
Nwn¢nK acrnr, zxvixx ncc ý.;. ý 2' -003f ; ýý 
ýý, 
a^o1s 
o" 6' 0' 









M /1 XIM 11 
High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Package Information (continued) 
(For the latest package outline information and and patterns. go to -) 
--i . F-Di 






ý{"e , L. - 
11 
INCHES MILLIMETERS 
I MIN MAX MIN MAX 








3 0.055 10,080 L40 2.03 
B 0.015 0.022 0.381 0.56 
A3 0.055 
B O. 01S 
181 0.045 0.065 1.14 1.65 
C 0.008 0.014 0.2 0.355 
' ^. dlPc: S. SIAS' 23 1.53 
E 0,300 0.325 7,62 18.26 
1 0.240 0.310 6.10 7.87 
e 0.100 BSC. 2.54 BSC. 
A 0.300 BSC. 7.62 BSC. 
lJ, 4w t3J"c.. lU. rb t7J2. 
IL 0.115 10.150 2.921 3.81 
Ie 0.100 BSC. 2.54 BSC. 
A 0.300 BSC. 7.62 BSC. 
t 
A3 











MIN MAX MIN MAX N ! M111D1 
TJ U JU Ü.. j'U tS. if }+ 7.71 6 %1 IS 
D 0.735 0.765 18.67 19.43 14 AC 
P n. 745 11.7,65 JS 92 J9.4 -2 Jb AA D 0.885 0.915 22.48 23.24 18 AD 
D 1.015 1.045 25.78 26,54 20 AE 
D 1.14 1.265 28.96 32.13 24 AF 
D 1.360 1.380 34.54 35.05 28 *5 
NOTES, 
1. DLE DO NOT INCLUDE MOLD FLASH 
; MOLD. FIASH OR. PRQTRtLSIJE+IS NOT 
TO EXCEED 15r+n (. 0%') 
3. CONTROLLING, DIMENSIONS MILLIMETER 
4. MEETS JEDEC MSOOI-XX AS SHOWN 
tN' K&P)C 1-4&L7 
. SIMILIAR TO JEDEC NO-059AB 
ä N. - NUI4BER OF PINS 
OMAKO, &ýM PACKAGE FAMILY OUTLINE: PDIP . 300' 









High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Single-Supply Comparators 
Package Information (continued) 








A 0153 0 069 
Al O. OOA 0010 
.R Q(tlA. . RNS 
INCHES MILLIMETERS 
DIM MIN MAX MIN MAX 
Al I O. IX14 1 0010 
R 1. Q(hA. I. RNR 
1.35 1. '5 
0.10 ý1,15 
. 7A (1711-F 
1.35 1 1.75 
nX. i. rnaA 
C 0.00T 0010 019 0.25 
C 0.650 BSC 1 27 BSC 





0.007 1 0010 
o ow BSC 
. n. tsn .1 jmfý5 U. 228 0.244 
u. o1 s aoso 0,016 1 o. oso 
VARIATIONS 
019 1 025 
1 27 BSC 
T 4,05 
Sö0 t7 
QO ' 040 11 . z7 
INCHES MILLIMETERS 
DIM MIN MAX MIN MAX 4 MSO12 
D 0.189 0.197 4.90 5.00 8 AA 
D 0.337 0 344 855 8.75 14 A13 








1. O! £ DO Nur INCLUDE MOLD PUSH. 
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm (. 0060, 
3. LEADS TO BE COPLANAR WITHIN 0.10mm (. 004°). 
b. 'S: MTAa)-lhw 41M& EWRM. Aul! ý. 
5. MEETS JEDEC 115012. 
6. N- NUMBER OF PINS. 
RýDALLA3/W/l'Cl/1/1 
1' 
PACKAGE OUTLINE,. 150' SOIC 
f] 







High-Speed, Low-Power, 3V/5V, Rail-to-Rail, 
Sirre-S y ývrr. ýaraturý 
Revision History 




8 12108 Added SO package diagram and removed transistor count 10 
9 3/D9 Corrected Ordering Information for MAX944ESD 10 
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product No circuit patent licenses ilto 
implied Maxim reserves the right to change the circuitry and specrtications wrthaR notice at any time 
ti; 't1lantim WdItswa ed 110.12S Stan 4, faltbS 00 . e, Sivinýralieý Ct; X16 Y33--AFItDIiQr 




RoHS iii) Yuan Dean Scientific CO., LTD Compliant 
' 15A/ 14A/24A SERIES 
8 PIN LEADING & TRAILING TTL ACTIVE DELAY LINE 
FEATURES 
" 8-PIN PACKAGE. 
" 5EQUALLY-SPACED TAPS. 
" TTL SCHOTTKY INTERFACED. 
" TOTAL DELAYS FROM 25-1000nS. 
ELECTRICAL CHARACTERISTICS `ý 
IIH LOGIC'1' INPUT CURRENT : 50UA MAX 
ELECTRICAL CHARACTERISTICS 
IIH LOGIC'1' INPUT CURRENT : 50UA MAX 
IIL LOGIC'(' INPUT CURRENT : -2mA MAX 
VOH LOGIC'1' OUTPUT VOLTAGE : 2.7V MIN 
VOL LOGIC'0' OUTPUT VOLTAGE : 0.5V MAX 
VIH LOGIC'1' INPUT VOLTAGE 
VIL LOGIC'0' INPUT VOLTAGE 
TA OPERATING TEMPERATURE 
NH FANOUT'1' OUTPUT 
NL FANOUT'0' OUTPUT 
SUPPLY CURRENT 
: 2.0V MIN 
: 0.8V MAX 
: 0'C TO70C 
: 20 TTL LOAD 
: 10 TTL LOAD 
: 75mA TYP. 
ELECTRICAL SPECIFICATIONS 




PULSE RISE TIME 
TIME DELAY MEASURED 








RISE TIME TIME 
Tr(nS)max ax 
15A/14A/24A-025 252 51 4 
15A/14A/24A-050 50±5% 10±2 4 
15A/14A/24A-075 75±5% 152 4 
15A/14A/24A-100 100±5% 20±2 4 
15A/14A/24A-150 150±5% 302 4 
15A/14A/24A-200 200±5% 40±2 4 
15A/14A/24A-250 250±5% 50±5% 4 
15A/14A/24A-300 300±5% 60±5% 4 
15A/14A/24A-500 500±5% 100±5% 4 
15A/14A/24A-1000 1000±5% 200±5% 4 
Soo I _7 12.7 MAX 
ý IN1 












MARKINGS AND DIMENSIONS 
15A-XXXX f 




I ý, 00 
2 ,e ý° -I I- 065 '"^x ý., "-, 
ý 
eI 
zso ý aý 
.} j- 




1uº. xxxx 420 
'. 67 MAX 
AD 
. ýý:. = _-I L HH 




. . .ý 
Dimensions: inches/mm Unless otherwise specified, all tolerances are ±. 010/±0.25 
¼ 
: 3.2V 
: 50NS MIN. OR 100%TD 
: <50% 
: 2NS(0.75 TO 2.4V) 
: t@1.5V level 
: 5.0±0.25VDC 
PIN CONNECTIONS 
III I ji: . "A}SSS. y'I: FrIr - riV, in. corn 
I: -uni 1: yds. t echwrnsa. hi ne t. net lcI: Bsili-ti-1512628 
ht tp: //wýwýu". yds. com. 1w E-ma i I: yds@yds. com. tw Fax: 886-6-2511858 2009-7-31 
